Programm
Grußworte
Themen
Eröffnungssitzung
Tag der Informatik
Teiltagung Sicherheit
Keynotes
Panel Discussion
Workshops
Symposien
DFG-Projekte
Tutorien
Studierendenprogramm  
Abendveranstaltungen
GI-Gremien
Mitgliederversammlung
Zeitplan
Programmheft

  Partner
Sponsoren
Aussteller

  Organisation
Tagungsbüro
Tagungsleitung
Tagungsgebühren

  Anmeldung
Zur Tagung
Zu Tutorien

  Sonstiges
Photos
Rahmenprogramm
Plakat & Dokumente
Pressemitteilungen
Career-Venture
GI-Jahrestagungen
Frankfurt
Hotels
Restaurants
Anreise
Internetzugang

The Future of Chip Design - Can the Challenges of Silicon Technology be solved with Design Tools?....

Mittwoch, 01.10.2003

Abstract...

For many decades, the silicon industry has shown phenomenal growth. This has allowed the integration of more and more components onto a single silicon chip. Governed largely by "Moore's Law," this increase has brought the industry to its current ability to realize subnanometer geometries and several tens of millions of transistors on a chip. There are, however, strong indications that this growth will slow down due to power, leakage and cost issues. In this keynote we will address these developments individually and try to outline their impact on the ability to increase density and frequency further. In particular we will devote some time to examining possible novel methods of achieving future designs by further integrating the design trajectory and design-tool support. Finally a speculative outlook on a selected set of prospective new technologies will be given.

Zur Person...

		Ton Engbersen (PhD) Network Technolgy Research Group, IBM, Zurich Research Laboratory Ton Engbersen received his master in EE from the Technical University Eindhoven, Netherlands in 1978 and his PhD from the ETH-Zurich in 1983, while also working part-time for the Image Processing group at IBM in Ruschlikon. He was instrumental in bringing VLSI design skills to the laboratory in the mid-80s, and in the early 90s developed the PRIZMA switch architec-ture. PRIZMA has become a family of communication switch offerings that IBM is marketing through its IBM Microelectronics Division. In 1996/97 he spent two years at the IBM T.J. Watson Research Center in Yorktown Heights, where he led the initial development of MPLS. Since 1997, he has been managing the Network Technology Research Group at the Zurich Research Laboratory. His current research interests are in networking technology, network processing, scaleable switching technology and SDH/Sonet and recently Server I/O Networks. He is a member of the IBM Academy of Technology and is currently serving on the Technology Council of this Academy.